Prototype

Demonstrator system for the extended DEEP architecture. It is based on second generation Intel^® Xeon Phi^TM CPUs, connecting Booster Nodes (BN) and Cluster Nodes (CN) via a single, uniform network and introducing NVM and NAM resources for parallel I/O and multi-level checkpointing.